Abstract-This paper focuses on understanding the thermal impacts of using discrete power devices and limitations of applying conventional thermal design methods. Empirically, a thermal system is designed based on selecting a heat sink with the required thermal resistance from the manufacturer datasheet. This method, as an approximate estimation, has been proven effective as a rough design of Si-based power module. However, wide bandgap (WBG) bare dies bring additional thermal design concerns that have been overlooked. The benefits of WBG devices, such as smaller chip sizes and higher power ratings, on the other hand, lead to thermal concentration issues. Detailed analyses and impacts of the thermal concentration are presented in this paper. A more accurate model involving Finite Element Analysis (FEA) and Genetic Algorithm Optimization is also proposed for a more accurate thermal design.
INTRODUCTION
The recent developments in power semiconductor technology, especially in wide bandgap devices, such as silicon carbide (SiC) and gallium nitride (GaN), have significantly improved the performance of power electronics converters. Because of the superior material properties of WBG devices, a lower resistance per unit area can be achieved [1] . Moreover, the considerations of cost and parasitic capacitance limit the device size. To maintain a high yield percentage of 6-inch wafer, a smaller die size is necessary to avoid the defects and reduce the material cost. The higher switching speed, on the other hand, will introduce EMI issue which can be mitigated by using smaller die size for a lower coupled capacitor.
In addition to the smaller footprint, significant improvements in the device characteristics allow higher current density and higher rated power. In comparison to the Si-based devices, even though SiC devices have lower losses, they have a higher loss density, defined as the ratio of total loss over footprint of the devices, ൌ ୭ୱୱ ୭ ୢୣ୴୧ୡୣ ୈୣ୴୧ୡୣ ୟ୰ୣୟ
(1)
This high loss density makes the hotspot issue more severe, even with a higher thermal conductivity of the material [2] . Moreover, applications using direct bond copper (DBC) as the power module substrate bring benefits like the low coefficient of thermal expansion, thinner structure, better vertical thermal transfer, and availability of custom layout design [3] . However, compared to the commercial power modules with larger baseplates, horizontal heat spreading capability of DBCs is worse. Based on a rough estimation, with the same material, cross-section of the DBC is one fifth of a baseplate. This change reduces the heat spreading capability by five times and further aggravates the thermal concerns.
II. CONVENTIONAL DESIGN METHOD
The convention heat sink evaluation method, based on equations (2) and (3), is illustrated in [4] :
Thermal equivalent circuit (TEC) model:
Thermal resistance selection criterion:
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The value of ୲୦ ౄ౪ ౡ , is obtained from the datasheet of the manufacturer as a function of the flow rate as shown in Figure 6 . Fig. 1 . Datasheet of commercially available heat sink [5] However, the more detailed information, such as the discrete device locations and the heat dissipation profile, are not provided in this datasheet. In order to better understand the concept of the thermal resistance, the following sections will show a group of numerical simulations and will compare the results.
III. CASE STUDY AND ANALYSIS
Case 1: Impacts of footprint ratio A group of identical power modules with the same components and parameters, except the footprint ratio of the heat source, which is defined as, Footprint ratio = Die Area/Cross-section area of the heat sink (4) Have been simulated using FEA software. Thermal resistance profile comparisons among datasheet, ratio of 0.9 and ratio of 0.2 are shown in Fig. 2 .
As can be seen in figure 2, reducing the heat source footprint ratio from 0.9 to 0.2, the thermal resistance of the junction to ambient is doubled with the same inlet speed of 6m/s and thermal resistance profile for ratio of 0.9 almost matches the profile from manufacturer's datasheet. It confirms the assumption that the datasheet of the heat sink is plotted based on the analysis of a large heat source. 
Case 2: Impacts of thermal coupling
This case is studied to illustrate the impact of thermal coupling between the semiconductor die, which was briefly mentioned in [6] [7] . Impacts of the thermal coupling versus the separation distance have been tested in this paper for both perpendicular and parallel air flow directions. The perpendicular thermal coupling results are shown in Fig. 3 , The maximum junction temperature reduced from 82°C to 70°C by separating the devices further. This example shows that the thermal coupling effect can introduce as large as 40% extra junction temperature. 
Case 3: Impacts of the heat source location
Another impact related to the device layout is the location of devices. As shown in Fig. 4 , the junction temperature profiles of a single die placed in different locations are evaluated. This case is illustrated to prove that the vertical thermal resistance of a power module is not constant but a function of the location. By changing the device location of the module with a footprint ratio of 0.2 shown in the Case 1, the junction temperature of the device varies from 130°C to 175°C. As a design limit of 140°C, center of device can be only placed inside the green domain.
Case 4: Overall impacts
Combining the impacts from the previous cases, both worst-case and best-case scenarios with the same power loss are constructed to illustrate the significant impacts of the heat dissipation profile. The best case is two devices with large footprint, large enough separation and located at the center of heat sink. The worst case is created to be an extra-bad design which both small devices are put close to each other at the corner of heat sink. For all other possible layout designs, the junction temperatures of them should be in between of two extreme cases. As the comparison results shown in Fig. 5 , the junction temperature increase of the worst-case scenario is 200% higher than the best case heat dissipation profile. However, without considering the scenarios, a "safe design" using the conventional method can lead to a destructive thermal failure. The impacts should be considered in the future power module design.
IV. PROPOSED SOLUTIONS
Previous comparisons indicate that the heat dissipation layout have to be considered in the design to avoid the design issues. But the layout impact has been overlooked in the one-dimensional TEC model. A modified thermal modeling should be proposed based on results of finite element analysis (FEA). For automation purposes the model construction, the FEA simulation commands that are executed in COMSOL are directly invoked from the algorithms implemented in MATLAB. An automatic cosimulation loop is built as shown in Fig. 6. [8] As a design example, a random heat sink with two devices on the top is built in COMSOL, as shown in Fig. 7 . The TEC models in this paper will be built based this FEA simulation results. Fig. 7 . The model of the heat sink with two heat sources
A. Finite Element Analysis
Since advanced modeling details need to be extracted from the FEA simulation, at least two independent sets of test data should be extracted as input. To save the computation time, special setting adjustment has been made for the simulation with multiple data inputs. Assuming the temperature does not affect fluid material property significantly, a partial decoupling FEA method is reasonable to apply so that NITF (Non-Isothermal Flow) study can be used to solve for two physics interfaces (Laminar flow and heat transfer) sequentially.
The first study step focuses on the flow profile only. The flow distribution is evaluated regardless of the thermal profile. That means, the temperature dependent parameters such as density and dynamic viscosity are represented by ߩሺܶ ୰ୣ ሻ and ߤሺܶ ୰ୣ ሻ and treated as constant values.
Next step, is using the previous flow distribution as the initial solution to solve for temperature profile. Meanwhile, the temperature gradient change of the flow is updated through the Multiphysics NITF interface.
With this approach, it is much more efficient to evaluate the varied heat source parameters input case. For two sets of data, a sequent auxiliary sweep is set. This decoupled two-step study essentially reduces the total computation time from 26min 18s of the fully coupled model to 4min 8s. At the same time, the additional error introduced by decoupling approach is no larger than 2 °C, which is about 3%.
Applying this method and by altering the power loss profile of two devices from [110W, 10W] to [10W, 110W], the junction temperature of two devices are evaluated in COMSOL as shown in Table 1 , and the parameters are reported to MATLAB through the cosimulation loop for construction of the TEC model. 
B. Steady-State Thermal Equivalent Circuit
Thermal equivalent circuit, as a simplified electrical RC model, has been used for decades to estimate the steady-state thermal performance of a power circuit where heat flow is represented by current, temperatures are represented by voltages. However, the accuracy of the estimation is highly dependent on the modeling. Several approaches of the thermal equivalent circuit are compared in this section.
1. One-dimensional circuit modeling 1D-TEC is constructed based on the one-dimensional circuit, as shown in Fig. 8 . This is the most common and simple model. A series of resistances represent the thermal impedances along the one-dimensional vertical direction. 2. Two-dimensional decoupled circuit modeling 2D-TEC is constructed in a more realistic way, which is commonly seen in a power module datasheet. For example, datasheet of an IGBT power module contains two thermal resistance values, named as ܴ ௧ሺିሻொ referring as the freewheeling diode (FWD) part of the thermal resistance and ܴ ௧ሺିሻோ referring as IGBT part of the thermal resistance as shown in Fig. 9 . In this model, the "location dependent discrete devices" concept has been considered. But the impacts between devices are not modelled. ܴ ௧ଵ ൌ ͳǤ͵ͺι‫ܥ‬Ȁܹ and ܴ ௧ଶ ൌ ͳǤʹͷι‫ܥ‬Ȁܹ 3. Two-dimensional coupled circuit modeling In addition to the previous model, the proposed modified thermal equivalent circuit (MTEC) constructed in this paper considered the thermal coupling issues. As shown in Fig. 10 , an additional resistance representing the horizontal heat transfer performance is included. There are five parameters to be evaluated though. To further simply the circuit, Delta -Y transformation has been done leads to a simpler circuit as shown in Fig. 11 . The junction temperatures of the model can be expressed as the net voltages at the current source input point. Though, it is solvable with analytical approaches, to more efficiently acquire the parameters of the resistance net, Genetic Algorithm is applied as the solution approach tool. For more detailed Genetic Algorithm information, please refer to the previous paper published in 2016 [9] . Parameters of the three resistances initialized ranging between 0 ι‫ܥ‬Ȁܹ and 2 ι‫ܥ‬Ȁܹ and the fitness function is defined as the absolute error value of the estimated junction temperatures compared to the simulated results. Using the input parameter sets in the sequent of [P11, P21, T11, T21, P21, P22, T21, T22], as shown in Table 1 
Modeling comparison
Three types of thermal circuit models have been built and compared based on each test point from 10W to 110W of both devices power losses in COMSOL. The junction temperatures for all operating points are recorded for comparison purposes. Estimated junction temperatures of the devices at those operating points are calculated based on the three modeling methods described earlier. The total deviation between estimation and the simulation results of two devices is assigned as the performance, which the higher, the worse.
The performance of all three models is presented in Fig. 12-14 , where the P1 and P2 are the input power of devices and the vertical axis represents the performance, which is the total deviation. It can be observed that the one-dimensional approach (Fig. 12) has a significantly large error with the application of multiple devices. The second model (Fig.  13 ) got a fair performance when the power input mismatch of two devices is small but performance got worse with the increased mismatch. MTEC model (Fig.  14) showed almost no error compared to the COMSOL simulation results. The MTEC modeling method perfectly represents the thermal features of two device module.
V. CONCLUSION In this paper, analysis of previous thermal system design methods has been reviewed and their results were compared. Severe issues have been pointed out due to the power dissipation profile changes with applications of WBG discrete devices. In order to stress and solve the issues, a modified thermal equivalent circuit (MTEC) is proposed using FEA and Genetic Algorithm to better model the thermal behaviors of the power modules. To further reduce the computation time, a decoupled NITF approach is applied during FEA simulation. With the MTEC modeling, much more accurate junction temperature estimation can be achieved. This model should be considered in the further applications and datasheet.
Even though this work is based on an air-cooled heat sink, similar issues can be also seen in liquid-cooled heat sink models. VI 
